

ATMEL INFO PAGE

Mnemonics	Operands	Description	BIT AND BIT-TEST INSTRUCTIONS		
ARITHMETIC AND LOGIC INSTRUCTIONS			SBI	P,b	Set Bit in I/O Register
ADD	Rd, Rr	Add two Registers	CBI	P,b	Clear Bit in I/O Register
ADC	Rd, Rr	Add with Carry two Registers	LSL	Rd	Logical Shift Left
ADIW	Rd,K	Add Immediate to Word	LSR	Rd	Logical Shift Right
SUB	Rd, Rr	Subtract two Registers	ROL	Rd	Rotate Left Through Carry
SUBI	Rd, K	Subtract Constant from Register	ROR	Rd	Rotate Right Through Carry
SBC	Rd, Rr	Subtract with Carry two Registers	ASR	Rd	Arithmetic Shift Right
SBCI	Rd, K	Subtract with Carry Constant from Reg.	SWAP	Rd	Swap Nibbles
SBIW	Rd,K	Subtract Immediate from Word	BSET	s	Flag Set
AND	Rd, Rr	Logical AND Registers	BCLR	s	Flag Clear
ANDI	Rd, K	Logical AND Register and Constant	BST	Rr, b	Bit Store from Register to T
OR	Rd, Rr	Logical OR Registers	BLD	Rd, b	Bit load from T to Register
ORI	Rd, K	Logical OR Register and Constant	SEC		Set Carry
EOR	Rd, Rr	Exclusive OR Registers	CLC		Clear Carry
COM	Rd	One's Complement	SEN		Set Negative Flag
NEG	Rd	Two's Complement	CLN		Clear Negative Flag
SBR	Rd,K	Set Bit(s) in Register	SEZ		Set Zero Flag
CBR	Rd,K	Clear Bit(s) in Register	CLZ		Clear Zero Flag
INC	Rd	Increment	SEI		Global Interrupt Enable
DEC	Rd	Decrement	CLI		Global Interrupt Disable
TST	Rd	Test for Zero or Minus	SES		Set Signed Test Flag
CLR	Rd	Clear Register	CLS		Clear Signed Test Flag
SER	Rd	Set Register	SEV		Set Twos Complement Overflow.
MUL	Rd, Rr	Multiply Unsigned	CLV		Clear Twos Complement Overflow
MULS	Rd, Rr	Multiply Signed	SET		Set T in SREG
MULSU	Rd, Rr	Multiply Signed with Unsigned	CLT		Clear T in SREG
FMUL	Rd, Rr	Fractional Multiply Unsigned	SEH		Set Half Carry Flag in SREG
FMULS	Rd, Rr	Fractional Multiply Signed	CLH		Clear Half Carry Flag in SREG
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned			

DATA TRANSFER INSTRUCTIONS		
MOV	Rd, Rr	Move Between Registers
MOVW	Rd, Rr	Copy Register Word
LDI	Rd, K	Load Immediate
LD	Rd, X	Load Indirect
LD	Rd, X+	Load Indirect and Post-Inc.
LD	Rd, - X	Load Indirect and Pre-Dec.
LD	Rd, Y	Load Indirect
LD	Rd, Y+	Load Indirect and Post-Inc.
LD	Rd, - Y	Load Indirect and Pre-Dec.
LDD	Rd,Y+q	Load Indirect with Displacement
LD	Rd, Z	Load Indirect
LD	Rd, Z+	Load Indirect and Post-Inc.
LD	Rd, -Z	Load Indirect and Pre-Dec.
LDD	Rd, Z+q	Load Indirect with Displacement
LDS	Rd, k	Load Direct from SRAM
ST	X, Rr	Store Indirect
ST	X+, Rr	Store Indirect and Post-Inc.
ST	- X, Rr	Store Indirect and Pre-Dec.
ST	Y, Rr	Store Indirect
ST	Y+, Rr	Store Indirect and Post-Inc.
ST	- Y, Rr	Store Indirect and Pre-Dec.
STD	Y+q,Rr	Store Indirect with Displacement
ST	Z, Rr	Store Indirect
ST	Z+, Rr	Store Indirect and Post-Inc.
ST	-Z, Rr	Store Indirect and Pre-Dec.
STD	Z+q,Rr	Store Indirect with Displacement
STS	k, Rr	Store Direct to SRAM
LPM		Load Program Memory
LPM	Rd, Z	Load Program Memory
LPM	Rd, Z+	Load Program Memory and Post-Inc
SPM		Store Program Memory
IN	Rd, P	In Port
OUT	P, Rr	Out Port
PUSH	Rr	Push Register on Stack
POP	Rd	Pop Register from Stack

BRANCH INSTRUCTIONS		
RJMP	k	Relative Jump
IJMP		Indirect Jump to (Z)
JMP ⁽¹⁾	k	Direct Jump
RCALL	k	Relative Subroutine Call
ICALL		Indirect Call to (Z)
CALL ⁽¹⁾	k	Direct Subroutine Call
RET		Subroutine Return
RETI		Interrupt Return
CPSE	Rd,Rr	Compare, Skip if Equal
CP	Rd,Rr	Compare
CPC	Rd,Rr	Compare with Carry
CPI	Rd,K	Compare Register with Immediate
SBRC	Rr, b	Skip if Bit in Register Cleared
SBRSC	Rr, b	Skip if Bit in Register is Set
SBIC	P, b	Skip if Bit in I/O Register Cleared
SBIS	P, b	Skip if Bit in I/O Register is Set
BRBS	s, k	Branch if Status Flag Set
BRBC	s, k	Branch if Status Flag Cleared
BREQ	k	Branch if Equal
BRNE	k	Branch if Not Equal
BRCS	k	Branch if Carry Set
BRCC	k	Branch if Carry Cleared
BRSH	k	Branch if Same or Higher
BRLO	k	Branch if Lower
BRMI	k	Branch if Minus
BRPL	k	Branch if Plus
BRGE	k	Branch if Greater or Equal, Signed
BRLT	k	Branch if Less Than Zero, Signed